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Enabling applications for solid state quantum technology will require systematically reducing
noise, particularly dissipation, in these systems. Yet, when multiple decay channels are present
in a system with similar weight, resolution to distinguish relatively small changes is necessary to
infer improvements to noise levels. For superconducting qubits, uncontrolled variation of nominal
performance makes obtaining such resolution challenging. Here, we approach this problem by in-
vestigating specific combinations of previously reported fabrication techniques on the quality of 242
thin film superconducting resonators and qubits. Our results quantify the influence of elementary
processes on dissipation at key interfaces. We report that an end-to-end optimization of the man-
ufacturing process that integrates multiple small improvements together can produce an average
T 1 = 76± 13 µs across 24 qubits with the best qubits having T1 ≥ 110 µs. Moreover, our analysis
places bounds on energy decay rates for three fabrication-related loss channels present in state-of-
the-art superconducting qubits. Understanding dissipation through such systematic analysis may
pave the way for lower noise solid state quantum computers.
Quantum computation competes with energy relax-
ation for solid state systems. For superconducting qubits,
one strategy for mitigating dissipation is minimizing the
sensitivity of qubits to sources of loss through design.
Highly tailored designs of transmon qubits can isolate
these circuits from dielectric loss [1], dipole radiation
[2, 3], and Purcell effects [4–8], resulting in relaxation
times as long as T1=160 µs [1]. Integrated quantum pro-
cessors, on the other hand, must also continue to scale in
computational complexity, which is not necessarily com-
patible with increasing amounts of isolation.
Eliminating energy relaxation channels from proces-
sors altogether provides a path forward. Towards that
end, improvements to energy relaxation times have been
achieved through better fabrication methods and mate-
rials [9, 10]. Fabrication limits to individual qubit per-
formance are expensive to evaluate and can vary device-
to-device, and therefore, studies have historically empha-
sized the importance of a single device interface or fabri-
cation step on dissipation [11–23]. The metal-substrate
interface has been shown to be a dominant contribu-
tor to dielectric loss in qubits [11–13]. Removing ox-
ide from this interface through substrate surface treat-
ment has led to coplanar waveguide resonators (CPWRs)
with single photon internal quality factors in excess of
one million [16, 21] and relaxation times of T1 ≈ 60µs
for planar transmon qubits [24]. Similarly, high qual-
ity CPWRs have been fabricated using low loss pattern-
ing techniques, which has been attributed to the choice
of etch chemistry for improved device-air interfaces [18]
or reduced dielectric sensitivity [13, 21]. Additionally,
optimized contact between junctions and other circuitry
has resulted in reduced loss for planar transmon qubits
(T1 ≈ 40− 50µs) at this metal-metal interface [19, 22].
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A comprehensive understanding of these insights could
enable higher performance quantum processors.
Here, we present an extensive study on manufactur-
ing techniques for superconducting quantum devices. By
characterizing 96 individual CPWRs and 146 transmon
qubits with common design layouts, we demonstrate that
three separate fabrication optimizations can reduce the
average dissipation rate of qubits (γ = 1/T 1) in an end-
to-end manufacturing process. Each of the correspond-
ing improvements to γ are on the order of |δγ| ∼ 10 kHz.
Due to the nature of noise in these systems, each change
is comparable to the standard deviation, despite the sig-
nificant quantity of devices investigated in this study.
Nonetheless, we show that careful integration of elemen-
tary fabrication improvements can lead to lower dissipa-
tion superconducting devices.
I. EXPERIMENTAL OVERVIEW
The total energy decay rate of a resonant mode such
as a qubit can be understood as the sum of decay rates
through all coupled loss channels. Equivalently, if the
fraction of energy stored in each lossy element is known
(the participation ratios pi), then the qubit decay rate
can be related to an intrinsic quality (or loss tangents
tan δi) of these elements [11, 13, 25, 26], as
γ =
∑
i
γi + Γ = ω
∑
i
pi tan δi + Γ, (1)
where ω/2pi is the qubit mode frequency and Γ accounts
for other types of loss mechanisms, e.g. radiative decay.
Each loss channel γi bounds the relaxation times (T1 ≤
1/γi). Improvements to T1 may come from decreasing
participation ratios or decreasing loss tangents, resulting
in negative δγi. The goal of an end-to-end fabrication
process optimization is to introduce multiple compatible
improvements to loss channels, ∆γ =
∑
i δγi.
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FIG. 1. Fabrication flow for superconducting quan-
tum devices. The fabrication of superconducting qubits
presented here consists of: a, surface treatment of the Si sub-
strate wafer and physical vapor deposition (PVD) of the Nb
film that affect the quality of the metal-substrate interface; b,
subtractive patterning, consisting of optical lithography using
positive resist (teal) and metal reactive-ion etching (RIE), fol-
lowed by a cleaning step, that affect the quality of the device-
air interfaces; c, electron beam lithography of the Josephson
junctions (JJs) using MMA and PMMA resists (purple) fol-
lowed by double-angle evaporation of Al (blue) and liftoff that
impact the metal-metal interface. Additional e-beam lithog-
raphy, Al evaporation and liftoff steps are needed for bandage
qubits. d, Schematics of the device cross-section showing the
interfaces that affect the performance of a superconducting
device: metal-substrate (MS), substrate-air (SA), metal-air
(MA), and metal-metal (MM).
In this study, we quantify interface specific losses by
comparing groups of qubits that were made with identi-
cal fabrication processes, except for the steps which de-
fine a specific interface (Fig. 1a-c). We use two device de-
signs that are compatible with high throughput testing of
internal quality factors of CPWRs (devices enumerated
as Rd# with 8 CPWR per device) or qubit relaxation
times (Qd# with 8 qubits per device). More detailed in-
formation about the designs and measurement setup are
provided in Section I and a list of devices is presented in
Table I.
We first consider the influence of the metal-substrate
(MS) interface (Fig. 1a). We compare the control
substrate surface treatment, consisting of a standard
clean [27] and subsequent immersion in buffered oxide
etch (BOE), against two additional treatments: Ar+ ion
milling [16, 17, 22, 28] and exposing to hexamethyldisi-
lazane (HMDS) [21]. After substrate treatment, wafers
are coated with Nb through physical vapor deposition
(PVD), which completes the MS interface. Next, we fo-
cus on the metal-air (MA) and substrate-air (SA) in-
terfaces defined in the subtractive patterning step (see
Fig. 1b). Large device features (≥ 10 µm) are defined
with optical lithography followed by reactive-ion etch-
ing (RIE) with SF6 to remove the exposed metal and
achieve over-etch into silicon. After stripping the re-
sist, the wafers are exposed to oxygen plasma ashing and
again immersed in BOE solution. Finally, we investi-
gate the metal-metal (MM) interface defined in connect-
ing the Al Josephson junctions (JJs) to the rest of the
Nb circuitry (Fig. 1c). The JJ definition process con-
sists of patterning a bilayer resist with electron beam
lithography, followed by double-angle evaporation of two
Al layers with a controlled oxidation in between. We
study two different methods of achieving good contact
transparency between Al and Nb: designing large metal
overlay [19, 23] or depositing an additional Al layer (the
“bandage” layer) across the two metals [22]. A schematic
of these layers is shown in Fig. 1d and more details about
the fabrication procedures are provided in Section I.
II. RESULTS
A. Optimizing metal-substrate interface
We begin by studying the metal-substrate (MS) in-
terface (Fig. 1a). Preparation of the silicon surface is
conducted using one of three methods: no further treat-
ment (control), ion milling, or HMDS passivation. These
treatments determine the interface below the Nb de-
vice structures, such as the CPWR and qubit capaci-
tors. Measurements of single photon internal quality fac-
tors for resonators fabricated with each of these three
methods are shown in Fig. 2a. Resonators from the
control group (Rd3-Rd5) show Qi = (0.69± 0.31)× 106,
where Qi is the arithmetic mean of the individual res-
onator Qi with the standard deviation over resonators.
Relative to this baseline, we find that ion mill cleaning
before metal deposition substantially decreases perfor-
mance (Qi = (0.15± 0.03)× 106 from Rd1, Rd2), con-
sistent with previous results [17, 22, 29]. This is at-
tributed to Si surface roughness introduced by the ion
mill. On the other hand, we find that HMDS passi-
vation increases the internal quality factor of Nb res-
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FIG. 2. Performance enhancement from metal-
substrate interface treatment. a, Internal quality fac-
tors (Qi) at single photon powers of resonator devices pre-
pared using three different surface preparation methods of
the silicon substrate: ion milling (orange dots), control (teal
triangles), and passivation with hexamethyldisilazane (grey
squares). Crosses correspond to the measured Qi, whereas
the error bars indicate standard deviations for each device.
b, Relaxation times (T1) of qubit devices prepared using sim-
ilar surface treatments: control (teal triangles) and HMDS
passivation (grey squares). Crosses indicate the average of T1
data collected for each qubit on a device, whereas the error
bars indicate thestandard deviations for each device.
onators to Qi = (1.06± 0.25)× 106 (devices Rd6-Rd8),
consistent with observations from NbTiN on silicon res-
onators [21]. These high quality factors are attributed
to the hydrosilylation reaction that inhibits the forma-
tion of a native silicon-oxide layer at what becomes the
MS interface [21, 30], reducing the dielectric loss at this
interface.
To illustrate the effect on qubits, we compare the relax-
ation times of a representative subset of qubits made with
the control process versus HMDS passivation (Fig. 2b).
We find T
C
1 = 40± 9µs for eight qubits from the con-
trol group (Qd1) and T
H
1 = 70 ± 22µs for twenty four
qubits from the HMDS group (Qd2-Qd4), where T 1 is
the arithmetic mean of the individual qubit T1 with the
standard deviation over qubits. Therefore, similar to the
effect on resonator quality factors, HMDS passivation im-
proves the relaxation times of qubits.
We infer a lower limit to the change in the thickness of
the oxide of the MS interface (assuming a constant value
for tan δMS), by comparing the decay rate of three groups
of control qubits (Qd1, Qd16-Qd18, and Qd19-Qd20) to
three groups of HMDS-treated qubits (Qd2-Qd4, Qd11,
and Qd12-Qd15). Since all other fabrication steps were
kept the same, we calculate the change in the MS decay
rate as the weighted average of three separate δγiMS ob-
taining δγMS = −(9± 4) kHz. We attribute this change
to a reduction in the participation ratio pMS from re-
duced thickness of the passivated oxide layer between
the metal and the substrate. We estimate this change
as δγiMS = (γ
H,i
MS − γC,iMS) = Kω(tH,iMS − tC,iMS) where tC,iMS
and tH,iMS are the thicknesses of the MS interface for con-
trol and HMDS-treated qubits in each group, and K is
a factor absorbing all constants. This is translated into
a relative value by renormalizing over the control decay
rate |δγiMS|/γC,i ≤ |δγiMS|/γC,iMS. In order to estimate a
total thickness change of the MS interface, we calculate
the weighted average of each δγiMS, finding
tCMS − tHMS
tCMS
≥ 0.37± 0.13. (2)
Similar thickness variations have been observed for silicon
oxidation under different conditions [31].
The participation ratio of the MS interface can also
be reduced with isotropic etching of the silicon substrate
(see Fig. 3e). By removing approximately 400 nm of
silicon, our finite element modeling suggests a 40% re-
duction in the participation ratio of the metal-substrate
interface, which is comparable to our estimate for the
reduction of the oxide thickness due to HMDS passiva-
tion. We find that even with the control surface prepa-
ration (Rd9, Rd10 in Table I and Fig. S2a), we recover
similar performance to the HMDS-treated resonator sam-
ples (Qi=(0.74±0.19) × 106). Even though both HMDS
and isotropic etching produce a similar effect on metal-
substrate participation ratio, we see that the qualities of
isotropically etched samples are worse than those treated
with HMDS. We attribute this to the increased participa-
tion ratio of the metal-air interface, which has the largest
tangent loss [13, 32].
HMDS passivation and isotropic etch are two solutions
to reduce the influence of the metal-substrate interface on
the device performance. However, cross-sectional stud-
ies of the isotropic etch profile indicate that integrating
junctions for qubit fabrication requires non-trivial engi-
neering, due to the necessity for the JJ metal to climb
the concave sidewall. For this reason, fabricating qubits
with isotropic profiles was left out of scope for this work.
B. Optimizing device-air interfaces
We next consider the effects of fabrication on dissipa-
tion at the device-air interfaces MA and SA as indicated
in Fig. 1d. Consistent with [18], we observe that the mi-
croscopic profile of the patterned structure is important
for achieving long qubit relaxation times. Three types of
microstructures obtained from separate etch techniques
are presented here (Fig. 3c-e), all based on reactive-ion
etching (SF6) to remove Nb.
A highly anisotropic etch in Fig.3d is generated with
the goal of reducing participation ratios [13, 18, 21, 33,
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FIG. 3. Performance effects from subtractive patterning etch microsctructure. a, Quality factor measurements of
CPWR devices with the anisotropic (d) profile. Results related to the tapered profile are represented by the mean of RD6, RD7
and RD8 (see Fig. 2a) and the standard deviation of these measurements (solid and dashed lines, respectively). The anisotropic
profile underperforms this mean. b, Results for T1 of the corresponding qubit devices are consistent with the CPWR results.
The tapered profile is represented by the mean of Qd2, Qd3, and Qd4 (see Fig. 2b) and outperforms the anisotropic profile by
a similar factor. c-e, Scanning electron microscope images of the cross section of the three patterning etch profiles used for this
study. The dark regions at the bottom correspond to the silicon substrate, whereas the brighter regions on top show the Nb
metal. The tapered profile (c) is our baseline profile, generated by a stop-on-silicon (timed) SF6 etch process. The other two
profiles are generated by an anisotropic (d) and isotropic (e) over-etch into silicon.
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FIG. 4. Relaxation time enhancement from optimized Josephson junction contacts. a, Schematics of the qubit
and the three different Al overlay configurations: small (orange), medium (teal), and large (dark grey). b, Scanning electron
microscope image of a device fabricated with the additional Al bandage layer, as highlighted in the inset. Bandage layers are
applied at the locations indicated by the orange boxes. c, Relaxation times of qubit devices prepared without any bandage
layer between the Nb device and the Al JJ leads. d, Relaxation times of qubit devices prepared with an additional bandage
layer. Two distinct voltages are used to ion mill the metal oxide prior to the deposition of the bandage layer: 200 V and 400 V.
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34] without creating a concave structure (Fig. 3d). De-
vices produced in this manner (Rd11-13, Qd5-Qd7) had
quality factors of Qi = (0.38 ± 0.13) × 106 and qubit
relaxation times of T1 = 30± 11µs. For the tapered pro-
file shown in Fig. 3c, the etching is timed to stop on Si.
The maximum over-etch into silicon measured by cross-
sectional SEM is found to be less than 200 nm. This pro-
cess was used to fabricate devices Rd6-Rd8, and resulted
in an average CPWR quality of Qi = (1.06± 0.25)× 106
(Fig. 3a). The tapered etch profile is well-suited for inte-
grating JJs, where the Al may be required to climb from
the over-etched Si to the top of the Nb.
We compare the relaxation times of qubits with ta-
pered and anisotropic etch profiles (Qd2-Qd4 and Qd5-
Qd7, respectively) which are otherwise identically fab-
ricated. As shown in Fig. 3b, the qubits with tapered
profile outperform those with anisotropic profile having
T 1 = 70 ± 22µs as indicated by the horizontal lines.
Following the analysis in the previous section, we es-
timate a reduction of δγXA = −(19 ± 13) kHz, where
XA indicates combined MA and SA. Note that while
the standard error in this estimate is large, we also find
that 92% of the qubits with the tapered profile have T1
greater than or equal to that of the best qubits from
the anisotropic group. We attribute this difference to
the roughened Nb edges produced by the more aggres-
sive RIE for the anisotropic etch, which are more likely
to host two-level system (TLS) defects [35]. Further-
more, we observe a weaker internal quality factor power
dependence for trenched than for tappered resonators,
suggesting a different leading-order loss mechanism for
the two.
C. Optimizing metal-metal interface
In our final optimization, we consider loss at the metal-
metal interface between Josephson junctions and the rest
of the circuitry (Fig. 1c). Importantly, to make the previ-
ously discussed optimizations compatible with functional
qubits, electrical contact must be established between
subtractively patterned Nb metal and Josephson junc-
tions that are defined in a separate Al liftoff step. Finite
contact resistance at the resulting metal-metal interface
can result in Ohmic dissipation for qubits. To investi-
gate this loss channel, we establish connection between
Al/Nb metals using two primary approaches. In the first,
we vary the dimension of an Al metal layer that overlays
Nb (Fig. 4a). This Al metal is defined simultaneously
with the double-angle junction deposition, which includes
in situ ion milling (160 V and 10 mA) prior to deposi-
tion. Furthermore, the Al overlay metal also forms the
leads of the junction. The second approach to connecting
Al/Nb is similar to the “bandage” procedure reported in
Ref. [22] (Fig. 4b). In this method, a second electron
beam lithography step exposes a small area at the Al-Nb
border where an in situ ion milling step at high power
(200 − 400 V and 30 mA) removes the Nb oxide before
TABLE I. Device fabrication parameters grouped by inter-
face type. As explained in the main text, T 1 (Qi) is the mean
value of the relaxation time (internal quality factor) averaged
across a device with eight qubits (resonators). Qubit (res-
onator) frequency is in the range 3.8 - 4.2 GHz (5.2 - 5.6
GHz). Legend: M (metal), S (substrate), X (either M or S),
A (air), I (ion mill), C (control), H (HMDS), Ta (tapered), Is
(isotropic), An (anisotropic), SO, MO, LO (small, medium,
large overlay).
Device M-S X-A M-M Qi [×106] T 1 [µs]
Rd1a I Ta - 0.15 ± 0.03 -
Rd2 I Ta - 0.24 ± 0.05 -
Rd9 C Is - 0.66 ± 0.15 -
Rd10 C Is - 0.81 ± 0.21 -
Rd3 C Ta - 0.44 ± 0.23 -
Rd4 C Ta - 0.86 ± 0.25 -
Rd5 C Ta - 0.77 ± 0.31 -
Qd1 C Ta MO - 40 ± 10
Qd16 C Ta 400 V - 33 ± 10
Qd17 C Ta 400 V - 37 ± 13
Qd18a C Ta 400 V - 39 ± 4
Qd19 C Ta 200 V - 45 ± 15
Qd20 C Ta 200 V - 52 ± 10
Rd6 H Ta - 0.84 ± 0.18 -
Rd7 H Ta - 1.18 ± 0.26 -
Rd8 H Ta - 1.17 ± 0.18 -
Qd2 H Ta MO - 86 ± 30
Qd3 H Ta MO - 58 ± 10
Qd4 H Ta MO - 68 ± 14
Qd8 H Ta SO - 39 ± 9
Qd9 H Ta SO - 48 ± 14
Qd10 H Ta LO - 64 ± 23
Qd11 H Ta 400 V - 52 ± 16
Qd12 H Ta 200 V - 75 ± 16
Qd13 H Ta 200 V - 71 ± 9
Qd14 H Ta 200 V - 76 ± 17
Qd15 H Ta 200 V - 80 ± 14
Rd11a H An - 0.56 ± 0.14 -
Rd12 H An - 0.29 ± 0.07 -
Rd13 H An - 0.37 ± 0.08 -
Qd5b H An MO - 38 ± 5
Qd6 H An MO - 36 ± 9
Qd7 H An MO - 19 ± 7
a Four elements characterized due to experimental limitations.
b Six elements characterized due to finite JJ yield.
the deposition of an Al bandage layer. The localized ion
milling minimizes the damage to the Nb and Si surfaces.
The locations of the bandage layers for these qubits are
indicated by the orange rectangles in Fig. 4b.
The average relaxation times for devices fabricated
with the overlay technique and with the bandage layer
c© Copyright 2019 Rigetti & Co, Inc. 5
are presented in Fig. 4c-d, respectively. The samples with
the overlay are divided into three categories based on the
size of the Al/Nb overlay: small (5500 µm2), medium
(8000 µm2), and large (11000 µm2) (geometries shown
in Fig. 4a). We find that the relaxation times of devices
are affected by the size of the overlay. Devices with small
overlay underperform the other two geometries showing
T 1 = 45±13µs, while qubits with medium and large over-
lays have average T 1 = 70 ± 22µs and T = 65 ± 20µs,
respectively. We note that one of the eight qubit de-
vices with medium overlay remarkably shows an average
of T 1 = 86± 33µs, and two of the qubits on this device
each have T1 = 114± 19µs.
The samples with the bandage layer are grouped ac-
cording to the ion milling voltage (200 V or 400 V). For
these devices, the data indicates that ion milling Nb can
negatively affect qubit relaxation times (Fig. 4d), sim-
ilar to results obtained for resonator devices. Devices
ion milled at 200 V have T 1 = 76 ± 13µs, while those
ion milled at 400 V have T 1 = 50 ± 15µs. We have ob-
tained similar results for qubits that were not treated
with HMDS (see Table I and Fig. S2b). These observa-
tions suggest that minimizing ion milling on metal can be
advantageous for achieving longer qubit relaxation times.
To bound potential losses at the metal-metal inter-
face that have been mitigated, we follow the analysis
of the previous sections. We compare the qubits with
medium Al/Nb overlay to those with small overlay. The
optimized Al/Nb overlay results in a change in rate of
δγMM = −(8± 8) kHz. Moreover, 83% of the qubits from
the medium overlay group are found to have longer re-
laxation times than the median value of the small overlay
samples.
Both overlay and bandage techniques are viable for in-
tegrating JJs. By optimizing parameters such as Al/Nb
overlay area and ion milling voltage, we have successfully
demonstrated average qubit relaxation times as long as
70µs using both of these methods. However, we note that
the overlay method eliminates additional e-beam lithog-
raphy, Al deposition, and liftoff steps.
III. CONCLUSION
We have shown that carefully integrating multiple im-
provements together represents a promising path forward
for quantum devices. Our work considered the qual-
ity of over 200 individual CPWRs and qubits. These
circuits were made with 14 unique combinations of fab-
rication techniques. By finding the manufacturing pa-
rameters that minimize loss at key interfaces, we es-
timate an improvement to average qubit decay rate
∆γ = (δγMS + δγXA + δγMM), assuming the dissipation
channel eliminated within each module is unique. For
the devices in this study, our analysis finds ∆γ = −(30±
16) kHz. We infer from this value that similar super-
conducting qubits fabricated with the steps shown in
Fig. 1 can be brought from average relaxation times of
T 1 ≤ 1/∆γ ∼ 30 µs to achieve reproducible relaxation
times of T 1 > 70 µs by addressing losses at interfaces.
Applying this framework to modules beyond this study
could result in lower noise solid state quantum computers
in the future.
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I. DEVICE DESIGN AND MEASUREMENT SETUP
To enable fast iteration of characterizing each fabrication technique as well as the reproducibility of their effects, we
test two separate device designs. The first design is used to measure internal quality factors of resonators (Fig. S1a).
It consists of two parallel coplanar transmission lines each capacitively coupled to a set of four CPWRs. The resonator
frequency band is between 5.2 GHz and 5.6 GHz with 50 - 100 MHz detuning between each pair. An optical image of
the lower half of a device with this design is shown in Fig. S1a.
a
b
500 μm
500 μm
FIG. S1. Device design. a, Optical image of a resonator device. b, Optical image of a qubit device.
The second design is used to characterize relaxation times of the superconducting qubits capacitively coupled to
CPWRs (Fig. S1b). Similar to the first design, two sets of four CPWRs are coupled to two parallel transmission
lines. However, the coupling is inductive in this case. Qubit frequencies vary between 3.8 GHz and 4.2 GHz with a
neighbouring qubit nominal detuning of 50 MHz. A micrograph of the lower half of a device with this second design
is shown in Fig. S1b.
To test the performance of these devices, we mount three 5.3× 5.3 mm2 samples into a holder thermally anchored
to the bottom plate of a dilution refrigerator with base temperature of 10 mK. The frequency response of the CPWRs
is acquired with a vector network analyzer (VNA). The full attenuation of the input line, from the VNA to the
sample holder, is characterized beforehand at base temperature. The measured transmission coefficient is fitted with
a theoretical single-pole model in the complex plane and the input driving power is converted to an average photon
number [S21]. The driving power is then adjusted to reach single photon driving. We use Ettus Research USRP X300
to measure the relaxation times of the eight qubits on each device typically 10− 15 continuous hours.
The sample holder is shielded from external magnetic fields by one superconducting and two cryoperm cans. An
extra internal copper can is coated with a blackbody absorber to suppress stray infrared radiations [S36]. The input
microwave signal is attenuated by a series of bulk SMA attenuators anchored at different temperature stages and
further filtered by a 7.65 GHz low-pass filter. The input coaxial line has a total attenuation of 76 dB at DC and room
temperature. The output signal from the sample is filtered by two isolators before being amplified by a high electron
mobility transistor at 4 K and a series of room temperature amplifiers.
II. DETAILS OF FABRICATION PROCEDURES
All devices are fabricated on high-resistivity Si wafers (ρ ≥ 10 kΩ cm). Prior to metallization, Si wafers are cleaned
following Ref. [S27] and subsequently immersed in BOE 5:1 solution for two minutes to remove the native silicon-oxide.
Ar+ ion milling is conducted for two minutes at 600 V and 118 mA, and HMDS passivation for ten minutes at 120◦C
hot plate. After substrate treatment, wafers are coated with 200 nm of Nb (99.999 % purity) using PVD at 350 W
power.
Large device features are defined with optical lithography using either 1.5µm of positive AZ3318D resist (for
anisotropic etch) or 7.3µm of positive AZ9260 resist (for isotropic and tapered etch). RIE is performed with SF6 for
3-5.5 minutes at 10-200 mTorr and 100-150 W. Oxygen plasma ashing is conducted for two minutes at 150 W at a
pressure of 12 mTorr.
The JJ definition process consists of patterning a bilayer of MMA and PMMA resists with electron beam lithography,
followed by ±40◦ double-angle evaporation of 30 nm and 50 nm of first and second Al layers. For the bandage layer,
an additional electron beam lithography step is used to lift off 250 nm of Al following four minutes of ion milling at
200 V or 400 V and 30 mA.
III. ADDITIONAL DATA
In Fig. S2a we show some complimentary CPWR quality factors from devices that received control substrate
treatment and had isotropic etch profile, and in Fig. S2b some qubit relaxation times from additional devices with
the same substrate treatment having tapered etch profile and bandage layer to connect the JJs.
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FIG. S2. Quality factors and relaxation times of additional devices with control MS interface treatment. a, Qi’s
at single photon powers of resonator devices with isotropic etching. b, T1’s of qubit devices with tapered etch profile and an
additional bandage layer, grouped by the ion milling voltage used before the application of the bandage layer: 400 V and 200 V.
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